In order to realize high-speed analog sampling and noise analysis, the paper put forward a design scheme of the high-speed data acquisition and analysis system based on FPGA, the system uses Cyclone series FPGA with high-speed A/D converter, and using fast Fourier analysis core of the Altera Company. The ADC model is AD9643 chip. The test results show that the prototype can simultaneously collect three output signals, and real-time processing to the host computer display. The measured gyro resonance frequency is stable at 324.88 kHz, fluctuation range is 9Hz, and the mean square deviation of the peak value is 0.008 V on the output voltage of reference point. The detection system is stable and has high precision. The digital detection circuit can be applied to the signal processing of MEMS gyroscope, which can improve the stability and anti-jamming of MEMS gyroscope.
Introduction
Gyroscope is an inertial sensor for measuring the attitude or angular velocity of a vehicle. With the development of micro electro mechanical system (MEMS) technology, MEMS micro gyroscope has small size, low power consumption, strong anti-interference ability and other characteristics, has broad development prospects in the automotive navigation, consumer electronics and aerospace fields.
Along with scientific research and industrial production, the requirement of speed, stability and accuracy of the inertial sensor system has been improved. The traditional data acquisition system has been unable to meet the above requirements. It can effectively solve the above problems based on field programmable gate array (FPGA) digital detection technology in this paper. FPGA chip has the advantages of high clock frequency, low internal delay, high work efficiency, easy extension, rich I/0 resources, variety of storage methods, flexible design and general control logic. Through the Verilog hardware description language of FPGA function module design is different from the traditional C language of single chip design, the data in the FPGA internal operation and transmission for parallel processing, is suitable for multi frequency data processing requirements, this thesis designs a high speed data acquisition system based on FPGA, it don't need to build complex peripheral circuits and the external memory, has more advantages in system's effectiveness, stability and design costs.
General scheme of high speed data acquisition circuit
After analyzing the requirement of the design, the paper puts forward the overall plan of the design. The overall system block diagram is as shown in Figure 1 . 
The design of analog front-end processing module
The analog front-end is analog circuit from input port to the ADC, the mainly function of analog front-end is signal processing and modulation, including gain, attenuation circuit, zero and DC bias circuit, filter circuit and ADC circuit. Its circuit design block diagram is shown in figure 2. 
Gain and attenuation circuit design
Gain and attenuation circuit realize analog signal modulation, according to the full-scale analog signal measurement range, the circuit adjust the input analog signal conditioning to the unified full range of before entering the ADC by gain and attenuation parameters.
In order to meet the bandwidth requirements, the paper design and select two amplifier, two amplifier are used AD8045 operational amplifier. The 3dB bandwidth, slew rate, input voltage, input current noise, noise and power supply voltage feedback type were considered in the amplifier design. Table 1 lists some of the information about the AD8045. Table 1 . AD8045 partial characteristics.
Design for the clock module
The clock module mainly includes the clock provided by the acquisition card, which is divided into two parts, AD sampling clock and FPGA core clock. AD sampling clock source can be provided by the external, but also can be a board clock. The block diagram of the sampling clock is shown in figure 3 . External input clock input acquisition card through the SMA connection head, add the first level comparator ADCMP582 in the clock input part, the input part is design to zero crossing comparison, the output is LVPECL. Clock distribution is CDCLVD1202, the input can accept LVPECL, LVDS, LVCMOS, the output is LVDS. LVPECL must have a certain bias to work properly, the ADCMP_582 driver CDCLVD 1202 using AC coupling, so the clock by single end 50 ohm resistor terminal is connected to the CDCLVD1202 VAC_ REF, to meet the LVPECL, but also provides a DC bias to CDCLVD1202 LVPECL input. LVPECL is an open circuit output, where the AC coupling, it is necessary to provide the ADCMP582 radiation level load, 150 ohm and 75 ohm parallel to 50 ohm, the output of the ADCMP582 to provide 50 ohm load. CDCLVD1202 will change the clock into 2 output, one is as a reference clock, the other clock is as a sample. Fig. 4 is the sampling result of the gyro reference after the output signal the phase shift. The quantitative voltage of reference end is converted into the actual output voltage, reference port peak output voltage is 1.496 V, the peak fluctuation variance is 0.004 V, which shows that the coefficient reflects the gyroscopic effect, gyro reference end amplitude stability is very good. 
Experimental process and result analysis

Analysis of sampled gyro output signal
Measurement of filtering effect of 128 order FIR filter
Function signal generator output sine signal, and sweep frequency, frequency range is 0.1~ 100 kHz, the time is 200 s. The results are shown in figure 5 after signal is sampled and the 128 order FIR low-pass filter. 
Conclusions
Aiming at the high frequency of the piezoelectric micro solid mode gyroscope and the characteristic of weak signal is detected, the paper propose a high accuracy and high sampling frequency digital detection system based on FPGA. The gyro signal is collected and processed by digital signal processing. The test results showed that the performance of system is the stability when circuit is resonant, hardware circuit works well, the detection system has high reliability, AD sampling and FPGA are correct, the experimental results are consistent with the theoretical analysis, it provides a good hardware platform for the next step to detect the gyro angular velocity changes in the external input.
